

PATENT

DOCKET NO.: Intel 2207/17048

ASSIGNEE: Intel Corporation

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANTS : Stephan J. JOURDAN
SERIAL NO. : TBA
FILED : Herewith
FOR : PREDICTION BASED INDEXED TRACE CACHE
GROUP ART UNIT : TBA
EXAMINER : TBA

M/S: PATENT APPLICATION
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Certificate of Mailing	
I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: M/S: PATENT APPLICATION, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on	
Date: <u>December 29, 2003</u>	Signature <u>Barbara Vance</u> Barbara Vance

INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Submitted herewith is an Information Disclosure Statement under 37 CFR §1.97(b)(3) with six (6) reference(s) cited and listed on the attached PTO-1449 (modified) form. A copy of the references cited are not enclosed since the present application is being filed after June 30, 2003. (See OG Dated: August 5, 2003)

It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

If any fee is required, the Office is hereby authorized to charge any fees, or credit any overpayments under 37 CFR §1.17(p) to Kenyon & Kenyon, Deposit Account No. **11-0600**.

Respectfully submitted,

KENYON & KENYON

Dated: December 29, 2003

By: Stephen T. Neal
Stephen T. Neal
(Reg. No. 47,815)
Attorneys for Intel Corporation

KENYON & KENYON
333 West San Carlos St., Suite 600
San Jose, CA 95110

Telephone: (408) 975-7500
Facsimile: (408) 975-7501

Form PTO-1449 (modified) LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT(S)' INFORMATION DISCLOSURE STATEMENT	Attorney Docket No. Intel 2207/17048	Serial No. TBA
	Applicant Stephan J. JOURDAN	
	Filing Date Herewith	Group Art Unit TBA

U. S. PATENT DOCUMENTS

EXAMINER INITIAL	PATENT NUMBER	PATENT DATE	NAME	CLASS	SUBCLASS	FILING DATE
	*6,014,742	January 11, 2000	Krick et al.	712	236	December 31, 1997
	*6,018,786	January 25, 2000	Krick et al.	711	4	October 23, 1997
	*6,055,630	April 25, 2000	D'Sa et al.	712	240	April 20, 1998
	*6,170,038 B1	January 2, 2001	Krick et al.	711	125	November 22, 1999
	*6,493,821 B1	December 10, 2002	D'Sa et al.	712	239	June 9, 1998

*A copy is not enclosed since the present application was filed after June 30, 2003. (See OG Dated: August 5, 2003)

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO

OTHER DOCUMENTS

EXAMINER INITIAL	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	**"Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching", Eric Rotenberg, Steve Bennett, James E. Smith, Copyright 1996 IEEE, Published in the Proceedings of the 29 th Annual International Symposium on Microarchitecture, Dec. 2-4, 1996, Paris, France; pgs. 1-12

*A copy is not enclosed since the present application was filed after June 30, 2003. (See OG Dated: August 5, 2003)

EXAMINER	DATE CONSIDERED
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	